Skip to content

References: Verilog Modeling

  1. Verilog - Wikipedia - Overview of Verilog language features including behavioral and RTL modeling.

  2. Register-transfer level - Wikipedia - Explanation of RTL abstraction and its role in hardware design.

  3. Verilog Always Block - ChipVerify - Detailed explanation of always blocks, sensitivity lists, and blocking vs non-blocking assignments.

  4. Combinational Logic with Always - ChipVerify - Best practices for modeling combinational logic using always @(*) blocks.

  5. HDLBits: Verilog Practice - HDLBits - Interactive Verilog exercises covering behavioral modeling techniques.